

CLAIMS

What is claimed is:

- 1 1. A digital signal processor comprising:
2 a policy statement table for storing a plurality of policy statements; and
3 a priority index table for storing a plurality of priority numbers, each
4 priority number associated with a corresponding policy statement and indicating
5 the priority of the corresponding policy statement relative to the other policy
6 statements.
- 1 2. The digital signal processor of claim 1, wherein the policy statement table
2 comprises a content addressable memory (CAM).
- 1 3. The digital signal processor of claim 3, wherein the CAM comprises a
2 ternary CAM.
- 1 4. The digital signal processor of claim 1, wherein the priority index table
2 comprises priority logic coupled to the policy statement table.
- 1 5. The digital signal processor of claim 4, wherein the priority logic to
2 provide to a plurality of signal lines an indication of a location of the most
3 significant priority number in the priority index table.
- 1 6. The digital signal processor of claim 5, further comprising a memory array
2 coupled to the plurality of signal lines and for storing routing information for the
3 policy statements, the indication to select routing information from the memory
4 array for one of the policy statements.
- 1 7. The digital signal processor of claim 5, further comprising an encoder
2 having inputs coupled to the plurality of signal lines to receive the indication.

3 plurality of signal lines an indication of a location of a particular number in the
4 first array of storage elements.

1 22. The digital signal processor of claim 21, wherein the plurality of signal
2 lines is coupled to the CAM array.

1 23. The digital signal processor of claim 21, further comprising a second array
2 of storage elements, each row of the second array coupled to one of the plurality
3 of signal lines to receive the indication, the indication to select one of the rows of
4 the second array.

1 24. The digital signal processor of claim 21, further comprising an encoder
2 having inputs coupled to the plurality of signal lines to receive the indication,
3 and having a plurality of outputs to provide an encoded address of the location
4 of the number in the first array of storage elements.

1 25. The digital signal processor of claim 24, wherein the encoded address
2 corresponds to an address in the CAM array of the data word that corresponds
3 with the number stored at the indicated location in the first array of storage
4 elements.

1 26. The digital signal processor of claim 24, further comprising a decoder
2 coupled to the CAM array, and wherein the plurality of outputs of the encoder
3 are coupled to the decoder.

1 27. The digital signal processor of claim 24, further comprising a second array
2 of storage elements, each row of the second array coupled to one of the plurality
3 of outputs of the encoder.

1 28. The digital signal processor of claim 19, further comprising a plurality of
2 priority signal lines each coupled to one of the storage elements in each row of
3 the first array.

1 29. The digital signal processor of claim 28, wherein the priority logic
2 comprises:

3 a first plurality of compare circuits, each compare circuit coupled to one of
4 the storage elements in the first array of storage elements, and each compare
5 circuit having a first input coupled to a storage element, a second input coupled
6 to a match line, and an input/output line coupled to one of the plurality of
7 priority signal lines; and

8 an isolation circuit, the isolation circuit associated with the most
9 significant bit of the each number having an input coupled to the match line, and
10 an output, each additional isolation circuit associated with the other bits of each
11 number having an output, and an input coupled to the output of the previous
12 higher order bit.

1 30. The digital signal processor of claim 29, wherein each row of storage
2 elements in the first array is configured to form a counter.

1 31. The digital signal processor of claim 30, further comprising a second
2 plurality of compare circuits each coupled to one of the counters, and each
3 having a first plurality of inputs to receive a first number stored in the respective
4 counter, a second plurality of inputs each coupled to one of the plurality of
5 priority signal lines to receive a second number provided thereon, and an output
6 coupled to the counter, each of the second compare circuits providing a control
7 signal on its output to indicate whether to update the first number stored in the
8 respective counter.

1 32. The digital signal processor of claim 31, wherein each of the second
2 plurality of compare circuits determines when the first number is greater than or
3 equal to the second number.

1 33. The digital signal processor of claim 31, wherein each of the second
2 plurality of compare circuits determines when the first number is less than or
3 equal to the second number.

1 34. The digital signal processor of claim 28, wherein each row of storage
2 elements in the first array is configured to form a counter.

1 35. The digital signal processor of claim 34, further comprising a plurality of
2 compare circuits each coupled to one of the counters, and each having a first
3 plurality of inputs to receive a first number stored in the respective counter, a
4 second plurality of inputs each coupled to receive a second number, and an
5 output coupled to the counter, each of the second compare circuits providing a
6 control signal on its output to indicate whether to update the first number stored
7 in the respective counter.

1 36. The digital signal processor of claim 35, wherein each of the plurality of
2 compare circuits determines when the first number is greater than or equal to the
3 second number.

1 37. The digital signal processor of claim 35, wherein each of the second
2 plurality of compare circuits determines when the first number is less than or
3 equal to the second number.

1 38. The digital signal processor of claim 18, further comprising priority logic
2 having inputs coupled to the first array of storage elements, and outputs to

3 provide the most significant number from a selection of numbers in the first
4 array.

1
2 39. The digital signal processor of claim 38, wherein the first array comprises
3 a second CAM array having a plurality of match lines, and wherein the outputs
4 of the priority logic are coupled to the second CAM array.

1 40. The digital signal processor of claim 39, wherein the second CAM array
2 compares the most significant number with the numbers stored in its array and
3 asserts its plurality of match lines in response to the comparison.

1 41. A digital signal processor comprising:
2 a content addressable memory (CAM) array for storing a plurality of data
3 words and determining that a search key matches more than one of the data
4 words;
5 first storage means for storing a plurality of numbers, each number
6 corresponding to a data word in the CAM array; and
7 means for determining a location in the second storage means of a most
8 significant number associated with one of the data words that matches the search
9 key.

1 42. The digital signal processor of claim 41, further comprising means for
2 generating an address of the location in the first storage means.

1 43. The digital signal processor of claim 42, further comprising second
2 storage means for storing another plurality of data words, one of which is
3 accessed in response to the address of the location in the first storage means.

1 44. The digital signal processor of claim 41, further comprising means for
2 accessing the data word in the CAM array that corresponds to the most
3 significant number.

1 45. The digital signal processor of claim 41, further comprising means for
2 determining the most significant number.

1 46. The digital signal processor of claim 45, wherein the most significant
2 number is the largest numerical number.

1 47. The digital signal processor of claim 45, wherein the most significant
2 number is the lowest numerical number.

1 48. The digital signal processor of claim 41, further comprising means for
2 determining that at least one of the numbers stored in the first storage means is
3 greater than or equal to an external number not stored in the first storage means.

1 49. The digital signal processor of claim 48, further comprising means for
2 updating the at least one number that is greater than or equal to the external
3 number.

1 50. The digital signal processor of claim 49, further comprising means for
2 writing the external number to the first storage means.

1 51. The digital signal processor of claim 41, further comprising means for
2 determining that at least one of the numbers stored in the first storage means is
3 less than or equal to an external number not stored in the first storage means.

1 52. The digital signal processor of claim 51, further comprising means for
2 updating the at least one number that is less than or equal to the external
3 number.

1 53. The digital signal processor of claim 52, further comprising means for
2 writing the external number to the first storage means.

1 54. The digital signal processor of claim 41, wherein the CAM array
2 comprises a ternary CAM array having data storage cells for storing the plurality
3 of data words, and further having mask storage cells for storing mask data on a
4 bit-for-bit basis for the data words.

1 55. The digital signal processor of claim 54, wherein the data words comprise
2 policy statements, and the numbers comprise priority numbers for the policy
3 statements.

1 56. The digital signal processor of claim 54, wherein the data words comprise
2 Internet Protocol (IP) addresses, and the numbers comprise prefix mask data.

1 57. A method of operating a digital signal processor, comprising:
2 determining that a search key matches more than one of a plurality of data
3 words stored in a first memory; and
4 determining a location in a second memory of a most significant number
5 associated with the data words that match the search key.

1 58. The method of claim 57, further comprising generating an address of the
2 location in the second memory.

1 59. The method of claim 58, further comprising accessing a location in a third
2 memory in response to the address of the location in the second memory.

11 writing the new priority number to an available location in the second
12 memory; and
13 writing the new policy statement to an available location in the first
14 memory.

1 66. The method of claim 65, wherein the new priority number is more
2 significant than the determined priority number when the new priority number
3 is greater than or equal to the determined priority number.

1 67. The method of claim 65, wherein the new priority number is more
2 significant than the determined priority number when the new priority number
3 is less than or equal to the determined priority number.

1 68. A method of adding a new policy statement to a plurality of policy
2 statements stored in a first memory, comprising:
3 altering a new priority number associated with the new policy statement;
4 comparing the altered new priority number to a plurality of priority
5 numbers stored in a second memory, the plurality of priority numbers each
6 associated with a respective one of the plurality of policy statements stored in the
7 first memory;

8 determining that the altered new priority number is more significant than
9 one of the plurality of priority numbers stored in the second memory;
10 updating the determined priority number in the second memory without
11 changing its physical location in the second memory;
12 writing the unaltered new priority number to an available location in the
13 second memory; and
14 writing the new policy statement to an available location in the first
15 memory.

1 69. The method of claim 68, wherein the altered new priority number is more
2 significant than the determined priority number when the altered new priority
3 number is greater than the determined priority number.

1 70. The method of claim 68, wherein the altered new priority number is more
2 significant than the determined priority number when the altered new priority
3 number is less than the determined priority number.

1 71. The method of claim 68, wherein altering the new priority number
2 comprises decrementing the new priority number.

1 72. The method of claim 68, wherein altering the new priority number
2 comprises incrementing the new priority number.

1 73. A method of deleting a policy statement from a plurality of policy
2 statements stored in a first memory, comprising:
3 comparing a priority number associated with the policy statement to a
4 plurality of priority numbers stored in a second memory, the plurality of priority
5 numbers each associated with a respective one of the plurality of policy
6 statements stored in the first memory;
7 determining that the priority number is equal to one of the plurality of
8 priority numbers;
9 providing an indication of the location of the matched priority number in
10 the second memory to the first memory to access the policy statement; and
11 deleting the policy statement from the first memory.

1 74. The method of claim 73, further comprising:
2 comparing the priority number with the plurality of priority numbers in
3 the second memory;

determining that the priority number is less than one of the plurality of priority numbers;

updating the determined priority number without changing its physical location in the second memory, and without changing the physical location in the first memory of the policy statement associated with the determined priority number.

75. The method of claim 73, further comprising:

comparing the priority number with the plurality of priority numbers in the second memory;

determining that the priority number is greater than one of the plurality of priority numbers;

updating the determined priority number without changing its physical location in the second memory, and without changing the physical location in the first memory of the policy statement associated with the determined priority number.

76. A system comprising:

a first digital signal processor comprising:

a first content addressable memory (CAM) array for storing a first plurality of data word and determining that a search key matches more than one of the first data words;

first storage means for storing a first plurality of numbers, each number corresponding to a data word in the first CAM array;

means for determining a first most significant number associated with one of the first data words that matches the search key; and

outputs for providing the first most significant number; and

a second digital signal processor comprising:

8 means for determining a third most significant number associated
9 with one of the third data words that matches the search key; and
10 outputs for providing the third most significant number; and
11 wherein the second digital signal processor further comprises second inputs
12 coupled to the outputs of the third digital signal processor, and wherein the
13 cascade logic is coupled to the second inputs to compare the second most
14 significant number with the third most significant number.

1

2 81. The system of claim 80, wherein the cascade logic outputs the more
3 significant number between the first and second most significant numbers.

1 82. The system of claim 81, wherein the more significant number is the
2 number that has the largest numerical value.

1 83. The digital signal processor of claim 82, wherein the more significant
2 number is the number that has the smallest numerical value.

1 84. The digital signal processor of claim 76, wherein the data words comprise
2 policy statements, and the numbers comprise priority numbers for the policy
3 statements.

1 85. The digital signal processor of claim 76, wherein the data words comprise
2 Internet Protocol (IP) addresses, and the numbers comprise prefix mask data.

1 86. A priority circuit for determining the most significant number from binary
2 numbers stored in separate rows of memory cells in a memory array, and for
3 identifying the row in which the most significant number is stored, comprising:
4 a plurality of priority signal lines each coupled to one of the memory cells
5 of each of row of the array; and

6 a plurality of priority logic circuits each coupled to one of the memory
7 cells, and each having a first input, a second input coupled to one of the memory
8 cells, an input/output (I/O) coupled to one of the plurality of priority signal
9 lines, and an output, wherein within one row of the memory array, each priority
10 logic circuit has its output connected to the input of the next successive priority
11 logic circuit.

1 87. The priority circuit of claim 86, wherein the plurality of priority logic circuits
2 each comprise:

3 a compare circuit coupled to the first input, second input, and I/O line of
4 the priority logic circuit; and

5 an isolation circuit coupled to the first input and the output of the priority
6 logic circuit.